

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 11/01/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/925,952	08/10/2001	Tetsuo Endoh	900-397	5574	
23117 75	90 11/01/2005		EXAMINER		
	NDERHYE, PC		NGUYEN, JOSEPH H		
901 NORTH GLEBE ROAD, 11TH FLOOR ARLINGTON, VA 22203		R	ART UNIT	PAPER NUMBER	
mentoron,	VII 22203		2815		

Please find below and/or attached an Office communication concerning this application or proceeding.

			911
	Application No.	Applicant(s)	
	09/925,952	ENDOH ET AL.	•
Office Action Summary	Examiner	Art Unit	·····
	Joseph Nguyen	2815	
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with the	correspondence address	••
A SHORTENED STATUTORY PERIOD FOR REP	LY IS SET TO EXPIRE 3 MONTH	I(S) OR THIRTY (30) DA	YS.
WHICHEVER IS LONGER, FROM THE MAILING I  - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailinearned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO .136(a). In no event, however, may a reply be to d will apply and will expire SIX (6) MONTHS fro the, cause the application to become ABANDON	ON. imely filed m the mailing date of this communi IED (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on <u>06</u>	September 2005.		
, ,	is action is non-final.		
3) Since this application is in condition for allow	ance except for formal matters, p	rosecution as to the meri	ts is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.	
Disposition of Claims			
4) Claim(s) 1,3,5,7-9,11-19,29,31-44,46,49-51,	53 and 55-57 is/are pending in the	e application.	
4a) Of the above claim(s) is/are withdr	awn from consideration.		
5) Claim(s) <u>1,3,7-9,11-19,31-44,46,49-51,53 an</u>	<u>d 55-57</u> is/are allowed.	•	
6) Claim(s) is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and	or election requirement.		
Application Papers			
9)☐ The specification is objected to by the Examir	ner.		
10)⊠ The drawing(s) filed on 10 August 2001 is/are	e: a)⊠ accepted or b)⊡ objected	d to by the Examiner.	•
Applicant may not request that any objection to th	e.drawing(s) be held in abeyance. S	ee 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the corre			
11) The oath or declaration is objected to by the f	Examiner. Note the attached Office	ce Action or form PTO-15	52.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig	gn priority under 35 U.S.C. § 119(	a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
<ol> <li>Certified copies of the priority docume</li> </ol>	nts have been received.		
2. Certified copies of the priority docume	nts have been received in Applica	ation No	
3. Copies of the certified copies of the pri	iority documents have been recei	ved in this National Stag	е
application from the International Bure	•		
* See the attached detailed Office action for a lis	st of the certified copies not recei	ved.	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summa		
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0</li> </ul>	Paper No(s)/Mail  5) Notice of Informa	Date I Patent Application (PTO-152)	
Paper No(s)/Mail Date <u>5/3/05</u> .	6) Other:		

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 5 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claim 5, it is not understood whether the new limitation, "a plurality of memory cells are stacked on top of one another over the semiconductor substrate and each use the island like semiconductor layer" refers to the same plurality of memory. cells previously recited in the claim or another plurality of memory cells. Clarity is required to better define the claimed subject matter herein.

#### Allowable Subject Matter

Claims 1, 3, 7-9, 11-19, 29, 31-44, 46, 49-51, 53 and 55-57 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: The reference (s) of record do not teach or suggest, either singularly or in combination at least the limitation of "wherein a lower gate electrode of a first selection transistor, the control gate of the memory cell, and an upper gate electrode of a second selection transistor are arranged in an upward order in a direction vertical to the semiconductor substrate, so that the first and the second selection transistors are

located on opposite vertical sides of the memory cell in a vertical direction" for claim 1;"wherein a gate electrode for selecting a memory cell is formed at least at an end of the memory cell formed on the island like semiconductor layer so as to partially or entirely encircle the sidewall of the island like semiconductor layer and the gate electrode is arranged in series with the memory cell" for claim 9; "wherein a plurality of memory cells are stacked on top of one another over the semiconductor substrate and each use the island like semiconductor layer, and wherein respective active regions of each of the memory cells are electrically insulated from the semiconductor substrate" for claims 36 and 46; "wherein a lower gate electrode of a first selection transistor, control gates of a plurality of memory cells, and an upper gate electrode of a second selection transistor are arranged in an upward order in a direction vertical to the semiconductor substrate, so that the first and second selection transistors are located on opposite vertical sides of the plurality of memory cells in a vertical direction so as to sandwich the plurality of memory cells there between.

## Response to Arguments

Applicant's arguments with respect to claim 5 have been considered but are moot in view of the new ground(s) of rejection.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP

Page 4

04/925932

Application/Control Number: 09/952

Art Unit: 2815

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Nguyen whose telephone number is (571) 272-1734. The examiner can normally be reached on Monday-Friday, 7:30 am- 4:30 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300 for regular communications.

Application/Control Number: 09<del>/952,95</del>

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JN October 27, 2005.

TOM THOMAS SUPERVISORY PATENT EXAMINER